



# *Instituto Tecnológico de Tuxtla Gutiérrez*

*Ingeniería Electrónica*

*Reporte de Residencia Profesional.*  
*Complementación e Implementación de un*  
*Transmisor-Receptor FSK*  
*Via Inalámbrica*

*Asesor:*

*Ing. José Ángel Zepeda Hernández*

*Presenta:*

*Salas Reyes José Alonso*

*Tuxtla Gutiérrez, Chiapas Agosto Del 2011*

## INDICE.

<b>Introducción</b> .....	<b>4</b>
<b>Justificación</b> .....	<b>5</b>
<b>Objetivo General</b> .....	<b>6</b>
<b>Objetivo Específico</b> .....	<b>6</b>
<b>Planteamiento del Problema</b> .....	<b>6</b>
<b>1. Emisor</b> .....	<b>7</b>
<b>1.1. Funcionamiento</b> .....	<b>7</b>
<b>1.2. Partes</b> .....	<b>7</b>
<b>1.2.1. Etapa de Audio</b> .....	<b>8</b>
<b>1.2.2. Conversión Analógico-Digital</b> .....	<b>8</b>
<b>1.2.3. La UART de Transmisión</b> .....	<b>9</b>
<b>1.2.4. El Modulador FSK</b> .....	<b>11</b>
<b>1.3. Esquemas</b> .....	<b>13</b>
<b>1.4. Layout del Transmisor</b> .....	<b>15</b>
<b>1.4.1. Placa Impresa</b> .....	<b>15</b>
<b>1.4.2. Puentes</b> .....	<b>15</b>
<b>1.4.3. Posición de los elementos</b> .....	<b>16</b>
<b>1.4.4. Componentes</b> .....	<b>16</b>

<b>2. Receptor</b> .....	<b>17</b>
<b>2.1. Funcionamiento</b> .....	<b>17</b>
<b>2.2. Partes</b> .....	<b>17</b>
<b>2.2.1. El Demodulador</b> .....	<b>18</b>
<b>2.2.2. La UART del Receptor</b> .....	<b>21</b>
<b>2.2.3. El DAC</b> .....	<b>23</b>
<b>2.2.4. Amplificador de Audio</b> .....	<b>23</b>
<b>2.3. Esquemas</b> .....	<b>24</b>
<b>2.4. Layout del Receptor</b> .....	<b>26</b>
<b>2.4.1. Placa Impresa</b> .....	<b>26</b>
<b>2.4.2. Puentes</b> .....	<b>27</b>
<b>2.4.3. Posición de los elementos</b> .....	<b>28</b>
<b>2.4.4. Componentes</b> .....	<b>29</b>
<b>Conclusiones</b> .....	<b>30</b>
<b>Glosario</b> .....	<b>31</b>
<b>Anexos</b> .....	<b>33</b>
<b>Bibliografía</b> .....	<b>79</b>

## **INTRODUCCIÓN.**

La propagación de señales a través de medios de transmisión es dependiente de las características específicas de dicho medio, de ahí que sea necesario adecuar las señales de información al transmitir por el canal de comunicaciones que será utilizado como medio de transmisión. Este proceso de adaptación de las señales de información al medio que se va transmitir es lo que se conoce como Modulación de la Señal.

En el extremo contrario, en la recepción, será necesario hacer la operación contraria, es decir, recuperar la señal de información a partir de la señal modulada. Este proceso se conoce como proceso de Demodulación de la Señal. El proceso de modulación y demodulación de la señal permite la transmisión de señales a través del canal de comunicaciones de forma eficiente. Este proceso de modulación consiste en un desplazamiento de la banda base de la señal de información hacia frecuencias más altas que resultan más adecuadas para la transmisión, y en el proceso de recepción se requiere el correspondiente desplazamiento a la banda original para la recuperación de la señal de información.

La radio digital es la transmisión y la recepción de sonido que ha sido procesado utilizando una tecnología comparable a la que se usa en los reproductores de discos compactos. En síntesis, un transmisor de radio digital convierte sonidos en series de números o dígitos, es decir, cuando la información sonora se traduce al lenguaje binario de unos y ceros, de ahí el término "radio digital". En cambio las radios analógicas tradicionales convierten los sonidos en series de señales eléctricas que se asemejan a ondas de sonido.

## **JUSTIFICACIÓN.**

La comunicación a distancia por medio de FSK es importante debido a que en ocasiones las estaciones repetidoras no pueden comunicarse entre sí por medios inalámbricos, por la ubicación geográfica en que se encuentran cada una de ellas.

Debido a estos problemas con la comunicación entre estaciones repetidoras se ha optado por la utilización de comunicación por medio de líneas telefónicas para optimizar la comunicación entre estaciones y dar un mejor servicio.

El proyecto brinda una opción más de transmisión y asegurará la transmisión de programas en vivo con buena calidad de audio en lugares con línea telefónica, ofreciendo un gran ancho de banda para poder llevar la suficiente información en tiempo y forma, cubriendo las necesidades tanto de la empresa como del auditorio radioescucha.

La importancia de realizar este proyecto radica en los beneficios que nos proporciona el convertir una señal analógica en digital, por ejemplo:

- ❖ La radio digital FM es capaz de proporcionar un sonido claro de calidad comparable a la de los Discos Compactos (CD's). Los receptores digitales proporcionan un sonido significativamente más claro que las radios analógicas convencionales.
- ❖ La recepción de la radio digital es más resistente a las interferencias y al ruido, además elimina muchas imperfecciones de la transmisión y recepción de la radio analógica.
- ❖ En comparación con la radio analógica tradicional, la radio digital ofrece a los oyentes una serie de ventajas que incluyen mejor calidad de audio, señales más fuertes y nuevos servicios auxiliares, tales como canales múltiples de programación de audio, servicios de audio a petición y funciones interactivas.

## **OBJETIVO GENERAL.**

Aplicar los conocimientos adquiridos en la carrera de Ingeniería Electrónica para implementar un sistema de transmisión de datos aplicando FSK de modo inalámbrico.

## **OBJETIVO ESPECIFICO.**

Transmitir y recibir una señal utilizando comunicación FSK de modo inalámbrico.

## **PLANTEAMIENTO DEL PROBLEMA.**


Implementar un dispositivo transmisor que pueda ser usado en cualquier lugar que cuente con una línea telefónica. Las formas de transmisión son diversas, para este caso se ha escogido la modulación por desplazamiento de frecuencia (FSK, por sus siglas en ingles), en la que es necesario digitalizar la señal que será transmitida.

Una vez que se tiene la señal entre el rango de voltaje deseado, se procederá a convertir la señal analógica en una combinación de unos y ceros para que pueda ser transmitida y posteriormente recibirla para convertirla ahora de unos y ceros a una señal analógica (Modulación y Demodulación).

## 1. Emisor

### 1.1. Funcionamiento

Es un transmisor completo FSK, desde la entrada de audio a través de un Jack-midi, hasta obtener la señal modulada. El esquema global del transmisor sería el siguiente:




### 1.2. Partes

Como se ve en el diagrama anterior, el transmisor básicamente consta de 4 partes:

- Una etapa de audio, filtraje y amplificación.
- El convertidor analógico – digital.
- Un Pic que utilizamos como la UART del transmisor.
- El modulador FSK.


### 1.2.1. Etapa de audio

La etapa de audio se compone básicamente de un amplificador basado en un transistor q2n2222 polarizado en Clase C para amplificar de forma importante el audio. Se puede incluir un condensador de 1nF del colector a masa con la función de adaptación y filtraje.



### 1.2.2. Conversión Analógico – Digital


Como **convertidor** analógico-digital hemos utilizado el chip TLC0820AC, de la marca Texas Instruments, con el que disponemos de una resolución de 8 bits.



Este chip nos es muy útil ya que como se aprecia en el esquema no precisa de componentes externos, salvo de un oscilador que le indica cuando ha de convertir. Esta frecuencia viene dada por una componente de la familia 555, el cual lo hacemos oscilar a una frecuencia fija de 8k, ya que es la frecuencia utilizada para digitalizar la voz, y conseguir una transmisión serie a 64khz.



El esquema de este oscilador es el siguiente:



Para el cálculo de las componentes hemos elegido que la frecuencia de trabajo, como ya hemos comentado, sea de 8khz, y tengamos una relación de estancia en cero el doble que de estancia en 1, es decir que debe permanecer el doble de tiempo en cero que en 1. Con ellos tenemos:

$$f = 8k = \frac{1.44}{(R_A + 2R_B)C}$$

$$t = t_H + t_L = 3t_L = 125\mu \Rightarrow t_L = 41.47\mu s$$

$$\left. \begin{aligned} t_L &= 0.693 R_B C = 41.47\mu \\ 125\mu &= 0.693 (R_A + 2R_B)C \end{aligned} \right\}$$

De aquí elegimos el valor de C=22nF, y que la relación de sumas de resistencia sea 10kΩ, con ello obtenemos unos valores de resistencias:


$$R_a = 4.53k\Omega \text{ y } R_b = 2.733k\Omega.$$

Pero para asegurarnos de los valores, fijamos la resistencia Rb a 2.7kΩ y fijamos la primera con un potenciómetro de 10kΩ, para asegurarnos la oscilación a 8khz.

### 1.2.3. La UART de Transmisión

Una vez los datos están en formato digital, son tratados mediante un microcontrolador PIC16F84. El cual es utilizado para realizar la transmisión serie, la UART. Para ellos tomamos los datos en paralelo que nos llega desde el ADC, y a una velocidad de 67.2khz, una frecuencia próxima a los 64khz que hubiéramos deseado, y que nos permite el PIC conseguir con el cristal de 10Mhz utilizado.

El esquema externo es el siguiente:



La programación de este microcontrolador se realiza en lenguaje C. El código es bastante sencillo, únicamente capturamos en señal por en puerto paralelo (B), y lo enviamos por el pin2 (RA3), perteneciente al puerto B.


El código de la PIC es el siguiente:

```
#pragma CLOCK_FREQ 1000000
//RS232 settings
#pragma TRUE_RS232 1
#pragma RS232_TXPORT PORTA
#pragma RS232_RXPORT PORTA
#pragma RS232_TXPIN 3
#pragma RS232_RXPIN 4
#pragma RS232_BAUD 67200
#define PUERTO_A 0x10
#define PUERTO_B 0xFF
char data=0xA;
char cont=0;
void interrupt () {
data=input_port_b();
clear_bit( INTCON, INTF );
}
main () {
OPTION_REG = 0xC7;
set_bit( STATUS, RP0 );
set_tris_b( PUERTO_B );
set_tris_a( PUERTO_A );
```

```
clear_bit( STATUS, RP0 );
enable_interrupt( GIE );
enable_interrupt( INTE );
for (cont=0;cont<100;cont++) {
  putchar(0xFF);
}
for (;;) {
  putchar(data);
}
}
```

## 1.2.4. El modulador FSK

Como modulador hemos utilizado el chip XR2206 de la marca EXAR, que es un chip que nos puede generar señales sinusoidales, cuadradas o triangulares de alta calidad, de la que podemos especificar la amplitud y la frecuencia de la misma. Esto último lo modificamos mediante dos potenciómetros que nos facilitan el afinamiento de la señal. El chip soporta frecuencia desde 0.01hz hasta 1Mhz, por tanto está dentro de nuestra frecuencia de trabajo, que serán 67.2khz para la frecuencia baja y 100khz para la frecuencia alta.




El esquema interno de nuestro chip es el siguiente, donde la amplitud de nuestra señal de salida viene dada por el potenciómetro R3 del pin 3, y las dos frecuencias de oscilación son debidas a las resistencias R1 y R2 de los pines 7 y 8 respectivamente, y del condensador C.


La relación viene dada por  $f_1 = 1/R_1C$  y  $f_2 = 1/R_2C$ , una para la transmisión de los 0 y otra para la de los 1.

Para el cálculo hemos fijado el condensador  $C=1\text{nF}$  y hemos calculado las  $R$ , para las resistencias anteriormente comentadas. Como constante que hemos seguido a lo largo de la práctica, hemos fijado una, y en la otra hemos puesto un potenciómetro para posibles ajustes que pudiéramos necesitar, y afinar más en el valor final.

Podemos ver las señales a su salida:




Como podemos observar el modulador varía la frecuencia según si transmitimos un “1” o un “0”. De todas formas ésta no es una señal sinusoidal perfecta. Por tanto en la representación frecuencial no veremos las dos frecuencias claramente diferenciadas.




Hay que destacar que las frecuencias en la placa no son las calculadas teóricamente. Esto se debe a que las hemos variado mediante los potenciómetros  $R1$  y  $R2$  para obtener una transmisión y recepción óptima basándonos en la calidad del audio recibido. Los picos laterales se deben también a lo comentado anteriormente: no se trata de una señal sinusoidal perfecta.

### 1.3. Esquemas


#### Etapa de Audio y Filtro



#### Modulador




## Conversor AD y Microcontrolador PIC




## 1.4. Layout del Transmisor


### 1.4.1. Placa Impresa



### 1.4.2. Puentes



### 1.4.3. Posición de los Elementos



### 1.5. Componentes

Referencia	Valor
C1	82P
C	1N
C1	10U
C2	10U
C3	1U
C4	1U
CONNECTOR	MIC
COSC1	22P
COSC2	22P
CT1	22N
Q	2N2222
R1	5.1K
R2	5.1K
R3	5.1K
R4	5.1K
R5	50K
R6	5.1K
R7	5.1K
R8	200
R9	5.1K
RA	4.7K
RB	2.7K
RF1	14.8K
RF2	7.44K
U1	TLC0820A
U2	PIC16F84A
U3	XR2206
Y	10M






## 2. Receptor

### 2.1. Funcionamiento

Se trata de un receptor de modulación digital FSK que trabaja a las frecuencias de emisión de 67.2k y 100k.

El esquema del receptor es el siguiente:



### 2.2. Partes

El diseño está estructurado en cuatro partes bien diferenciadas:

- El Demodulador.
- La UART.
- El convertidor digital – analógico.
- Amplificador de audio.

## 2.2.1. El Demodulador

Es la parte más importante del receptor. Se basa en el integrado XR2211 de la casa EXAR. Se trata de un sistema basado en un PLL orientado para comunicaciones en módems.

Como ya se ha comentado, dado que se esta transmitiendo voz sin comprimir se necesita trabajar con frecuencias elevadas en relación con las que habitualmente se usan en modulaciones de este tipo. Este chip dispone de un ancho de banda elevado (0.01kHz – 300kHz) así como de un rango de alimentación adecuado para nuestra aplicación (4.5-20V) que nos permitirá trabajar en TTL.

Para adaptar el integrado a nuestro diseño, el fabricante proporciona una serie de ecuaciones muy útiles. Se detalla a continuación el proceso a seguir:

1. Fijamos el Baud Rate y las frecuencias con las que vamos a trabajar. En nuestro caso:

$$\begin{aligned} \mathbf{BR} &= \mathbf{67.2kbps} \\ \mathbf{f1} &= \mathbf{67.2kHz} \\ \mathbf{f2} &= \mathbf{100kHz} \end{aligned}$$

2. Calculamos la frecuencia central:

$$f_o = \sqrt{f1 \cdot f2} = \mathbf{81.98kHz}$$

3. Calculamos Ro: el fabricante recomienda que el valor de Ro esté entre 10k y 100k. Es un valor que se acabará de fijar en la placa mediante un potenciómetro Rx.

$$R_o = R_o + \frac{R_x}{2} = \mathbf{10K + 5k}$$

4. Calculamos Co:

$$C_o = \frac{1}{R_o \cdot f_o} = \mathbf{700p}$$

5. Cálculo de R1:

$$R1 = \frac{R_o \cdot f_o}{(f1 - f2)} \cdot 2 = \mathbf{74.98K}$$

6. Cálculo C1:

$$C1 = \frac{1250 \cdot C0}{R1 \cdot 0.5^2} = 82\text{p}$$

7. Cálculo de RF y RB:

$$R_F = 5 \cdot R1 = 212\text{K}$$

$$R_B = 5 \cdot R_F = 1.061\text{M}$$


8. Cálculo de R<sub>SUM</sub>:

$$R_{SUM} = \frac{(R_F + R1) \cdot R_B}{R_F + R1 + R_B} = 225.9\text{K}$$

9. Cálculo de Cf:

$$Cf = \frac{0.25}{R_{SUM} \cdot \text{BaudRate}} = 16.47\text{p}$$


Podemos aproximar todos los valores. En la práctica resulta útil poner potenciómetros para los valores de R1, Ro. Variando R1 estamos fijando el ancho de banda del receptor y con Ro la frecuencia central.





De esta forma controlaremos que tanto emisor y receptor acaben de enganchar el PLL interno del integrado. Esto lo veremos claramente cuando una vez conectados emisor y receptor realicemos la siguiente prueba:

- Poner a la entrada del emisor un “1” constante. El receptor tiene que Demodular un “1” constante.
- Poner a la entrada del emisor un “0” constante y recibiendo por el Demodulador un “0” constante también.

Para conseguirlo tendremos que variar los valores de  $R_1$  y  $R_0$ . Al final veremos como en el pin 13 y 14 (Co) la frecuencia se fija a la del "1" y la del "0" según recibamos uno u otro.



Una vez que la señal ha sido remodulada, medimos el retraso, la introducimos y vemos que es constante para cada bit y de  $20\mu\text{seg}$ . Vemos por tanto que al ser constante y pequeño no nos introducirá grandes problemas en audio.



## 2.2.2. La UART del Receptor

Como en el caso del emisor la UART ha sido implementada con un microcontrador PIC16F84A. Este integrado nos proporcionado una gran capacidad operativa en un espacio reducido. Su fácil programación hace de él una herramienta indispensable en futuros diseños.

El código es compilable mediante C2C del compilador OPTAMA.

```
#pragma CLOCK_FREQ 10000000
//Configuración para la transmisión serie
#pragma TRUE_RS232 1
#pragma RS232_TXPORT PORTA
#pragma RS232_RXPORT PORTA
#pragma RS232_TXPIN 3
#pragma RS232_RXPIN 2
#pragma RS232_BAUD 67200
//Puerto B de salida
#define PUERTO_A 0x04
#define PUERTO_B 0x00
char data=0;
main () {
disable_interrupt(GIE);
set_bit( STATUS, RP0 );
set_tris_b( PUERTO_B );
set_tris_a( PUERTO_A );
clear_bit( STATUS, RP0 );
for (;;) {
//Con el Puerto A.0 generamos
//la señal !OK
output_high_port_a( 0 );
data=getchar();
output_port_b(data);
output_low_port_a( 0 );
}
}
```

Como se puede ver en el código usaremos el puerto A para recibir los datos en serie con una BR de 67.2k bps. Usaremos también uno de los bits del puerto A para indicar al DAC que puede realizar la conversión porque hemos puesto los datos en el puerto B. Esta señal de control funciona por lógica negativa y es el !WR del DAC.

Es importante destacar que el clock (reloj) trabaja con una frecuencia de 10M cuando el integrado suele funcionar con una de 4M. Esto se debe a la imposibilidad de




### 2.2.3. El DAC

Como convertor digital – analógico nos hemos basado en un chip que ya conocíamos (TLC7226 de la casa Texas Instrument) dado que lo usamos en la anterior práctica (osciloscopio digital) y que para su funcionamiento no requiere de elementos externos.

Se trata de un convertor con resolución de 8 bits y de 4 puertos pero que para nuestra aplicación sólo requerimos del primero.

Todas las referencias se han fijado a los valores de tensiones de la placa. Como se ha indicado en el punto anterior, las conversiones se realizarán en basa a la bajada de !WR (PIN-15) que seguirá una frecuencia de unos 8k que es la que origina el emisor para muestrear.




### 2.2.4. Amplificador de audio

El amplificador de audio es un viejo conocido de las aplicaciones radio que hemos diseñado y que para esta aplicación también le hemos encontrado un espacio. Es un simple integrado de 4 patas con una gran documentación que da fácilmente una ganancia de hasta 20 dB en nuestra configuración.

Es útil disponer de un potenciómetro para controlar el volumen y seguir las especificaciones del fabricante para adaptar impedancias con el altavoz y filtrarle la continua, así como proporcionar un filtro de 1º orden a la salida.


### 2.3. Esquemas

#### Demodulador






### Conversor DA y PIC




### Amplificador de Audio




## 2.4. Layout del Receptor


### 2.4.1. Placa Impresa



## 2.4. 2. Puentes



### 2.4.3. Posición de los Elementos



## 2.5. Componentes

Referencia	Valor
C1	82P
CALT1	0.05U
CALT2	250U
CBYPASS1	1U
CBYPASS2	1U
CBYPASS3	1U
CD	0.1U
CF	18P
CFSKIN	0.1U
CO	700P
COSC1	22P
COSC2	22P
R1	50K
RALT1	1K
RB	1M
RF	43K
RO	10K
RP1	5.1K
RP2	10K
RP3	10K
RVOL	10K
RX	10K
U1	XR2211
U2	PIC16F84
U3	TLC7226
U4	LM386
Y	4M


### **3. Conclusiones**

Los principales problemas con los que nos encontramos a lo largo del desarrollo del proyecto fueron:

- Los condensadores de bypass entre Vcc y Gnd se hacen indispensables en este diseño. La frecuencia de 8k del 555 está presente en toda la alimentación de la placa creando picos de hasta 1V que provoca Reset en el microcontrolador.
- En la etapa de audio es necesario incluir algún tipo de circuito adaptador de impedancias. Concretamente entre el colector del transistor y la entrada del ADC. Este condensador ayuda también a un filtraje antialiasing.
- El modulador y el demodulador se centran en los dos integrados XR. Ha sido necesario acabar de fijar los valores de sus componentes externos mediante potenciómetros. Los valores críticos han sido:
  - ✓ R1 y R2 en el modulador para fijar las frecuencias de transmisión.
  - ✓ Rx y R1 en el demodulador para fijar la frecuencia central y el ancho de banda.
- Se han hecho diversas pruebas de modulación a distintas frecuencias. En un principio se realizaron los cálculos para 67.2k y 138.8k. Debido a que estas frecuencias están muy separadas y a causa de la influencia de la placa de circuito impreso no fue posible enganchar el PLL interno del demodulador. Por tanto se cambiaron los cálculos para frecuencias más próximas.
- Se envió audio sin comprimir a una frecuencia de muestreo de 8k por tanto resultan 64k. Para poder enviar un bit rate de 64k en la PIC fue necesario cambiar el clock de 4M por uno de 10M.
- Se realizaron diversas pruebas del diseño en la tablilla de experimentos (protoboard) y se vio factible aislar el emisor y del receptor. Los cambios producidos en ambas placas han sido recogidos en los últimos esquemas que incluí y se deben principalmente a la falta de condensadores de Bypass.

## GLOSARIO

**Modulación.** Proceso de colocar la información contenida en una señal, generalmente de baja frecuencia, sobre una señal de alta frecuencia. Debido a este proceso la señal de alta frecuencia denominada portadora, sufrirá la modificación de alguna de sus parámetros, siendo dicha modificación proporcional a la amplitud de la señal de baja frecuencia denominada moduladora.



**Demodulación.** Proceso de recuperación de la señal moduladora de una señal modulada en amplitud (MA) o modulada en frecuencia (MF). El demodulador también es llamado detector.

**Frecuencia.** Es una magnitud que mide el número de repeticiones por unidad de tiempo de cualquier fenómeno o suceso periódico. La frecuencia se mide en hercios (Hz). Un hercio es aquel suceso o fenómeno repetido una vez por segundo.

**Compilar.** Proceso de traducción de un código fuente (escrito en un lenguaje de programación de alto nivel) a lenguaje máquina (código objeto) para que pueda ser ejecutado por la computadora. Las computadoras sólo entienden el lenguaje máquina. La aplicación o la herramienta encargada de la traducción se llaman compilador.

**Impedancia.** La impedancia es la resistencia que opone un componente PASIVO (resistencia, bobina, condensador) al paso de la corriente eléctrica alterna.

**DAC.** Conversión digital-analógica (del inglés Digital-to-Analog Conversión). Dispositivo que convierte una entrada digital (generalmente binaria) a una señal analógica (generalmente voltaje o carga eléctrica). Los conversores digital-analógico son interfaces entre el mundo abstracto digital y la vida real analógica.

**UART.** Son las siglas de "Universal Asynchronous Receiver-Transmitter" (en español, Transmisor-Receptor Asíncrono Universal). Éste controla los puertos y dispositivos serie. Se encuentra integrado en la placa base o en la tarjeta adaptadora del dispositivo.


**ADC.** Conversión analógica - digital (del inglés Analog -to- Digital Conversión). La conversión analógica-digital (CAD) consiste en la transcripción de señales analógicas en señales digitales, con el propósito de facilitar su procesamiento (codificación, compresión, etc.) y hacer la señal resultante (la digital) más inmune al ruido y otras interferencias a las que son más sensibles las señales analógicas.

**FSK.** El FSK (Frequency-shift keying) es un tipo de modulación de frecuencia cuya señal modulante es un flujo de pulsos binarios que varía entre valores predeterminados. Modulación por desplazamiento de frecuencia o FSK, es una técnica de transmisión digital de información binaria (ceros y unos) utilizando dos frecuencias diferentes. La señal moduladora solo varía entre dos valores de tensión discretos formando un tren de pulsos donde un cero representa un "1" o "marca" y el otro representa el "0" o "espacio".



# ANEXOS

# DATA SHEET



## **2N2222; 2N2222A** NPN switching transistors

Product specification

1997 May 29

Supersedes data of September 1994

File under Discrete Semiconductors, SC04

**NPN switching transistors**

**2N2222; 2N2222A**

**FEATURES**

- High current (max. 800 mA)
- Low voltage (max. 40 V).

**APPLICATIONS**

- Linear amplification and switching.

**DESCRIPTION**

NPN switching transistor in a TO-18 metal package.  
PNP complement: 2N2907A.

**PINNING**

PIN	DESCRIPTION
1	emitter
2	base
3	collector, connected to case




Fig. 1 Simplified outline (TO-18) and symbol.

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CBO</sub>	collector-base voltage	open emitter			
	2N2222		–	60	V
	2N2222A		–	75	V
V <sub>CEO</sub>	collector-emitter voltage	open base			
	2N2222		–	30	V
	2N2222A		–	40	V
I <sub>C</sub>	collector current (DC)		–	800	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	–	500	mW
h <sub>FE</sub>	DC current gain	I <sub>C</sub> = 10 mA; V <sub>CE</sub> = 10 V	75	–	
f <sub>T</sub>	transition frequency	I <sub>C</sub> = 20 mA; V <sub>CE</sub> = 20 V; f = 100 MHz			
	2N2222		250	–	MHz
	2N2222A		300	–	MHz
t <sub>off</sub>	turn-off time	I <sub>Con</sub> = 150 mA; I <sub>Bon</sub> = 15 mA; I <sub>Boff</sub> = –15 mA	–	250	ns

NPN switching transistors

2N2222; 2N2222A

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CB0</sub>	collector-base voltage 2N2222 2N2222A	open emitter	–	60	V
			–	75	V
V <sub>CE0</sub>	collector-emitter voltage 2N2222 2N2222A	open base	–	30	V
			–	40	V
V <sub>EB0</sub>	emitter-base voltage 2N2222 2N2222A	open collector	–	5	V
			–	6	V
I <sub>C</sub>	collector current (DC)		–	800	mA
I <sub>CM</sub>	peak collector current		–	800	mA
I <sub>BM</sub>	peak base current		–	200	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	–	500	mW
		T <sub>case</sub> ≤ 25 °C	–	1.2	W
T <sub>stg</sub>	storage temperature		–65	+150	°C
T <sub>J</sub>	junction temperature		–	200	°C
T <sub>amb</sub>	operating ambient temperature		–65	+150	°C

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	in free air	350	K/W
R <sub>th j-c</sub>	thermal resistance from junction to case		146	K/W

NPN switching transistors

2N2222; 2N2222A

CHARACTERISTICS

T<sub>J</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I <sub>CBO</sub>	collector cut-off current 2N2222	I <sub>E</sub> = 0; V <sub>CB</sub> = 50 V	–	10	nA
		I <sub>E</sub> = 0; V <sub>CB</sub> = 50 V; T <sub>amb</sub> = 150 °C	–	10	μA
I <sub>CBO</sub>	collector cut-off current 2N2222A	I <sub>E</sub> = 0; V <sub>CB</sub> = 60 V	–	10	nA
		I <sub>E</sub> = 0; V <sub>CB</sub> = 60 V; T <sub>amb</sub> = 150 °C	–	10	μA
I <sub>EBO</sub>	emitter cut-off current	I <sub>C</sub> = 0; V <sub>EB</sub> = 3 V	–	10	nA
h <sub>FE</sub>	DC current gain	I <sub>C</sub> = 0.1 mA; V <sub>CE</sub> = 10 V	35	–	
		I <sub>C</sub> = 1 mA; V <sub>CE</sub> = 10 V	50	–	
		I <sub>C</sub> = 10 mA; V <sub>CE</sub> = 10 V	75	–	
		I <sub>C</sub> = 150 mA; V <sub>CE</sub> = 1 V; note 1	50	–	
		I <sub>C</sub> = 150 mA; V <sub>CE</sub> = 10 V; note 1	100	300	
h <sub>FE</sub>	DC current gain 2N2222A	I <sub>C</sub> = 10 mA; V <sub>CE</sub> = 10 V; T <sub>amb</sub> = –55 °C	35	–	
h <sub>FE</sub>	DC current gain 2N2222 2N2222A	I <sub>C</sub> = 500 mA; V <sub>CE</sub> = 10 V; note 1	30	–	
			40	–	
V <sub>CEsat</sub>	collector-emitter saturation voltage 2N2222	I <sub>C</sub> = 150 mA; I <sub>B</sub> = 15 mA; note 1	–	400	mV
		I <sub>C</sub> = 500 mA; I <sub>B</sub> = 50 mA; note 1	–	1.6	V
V <sub>CEsat</sub>	collector-emitter saturation voltage 2N2222A	I <sub>C</sub> = 150 mA; I <sub>B</sub> = 15 mA; note 1	–	300	mV
		I <sub>C</sub> = 500 mA; I <sub>B</sub> = 50 mA; note 1	–	1	V
V <sub>BEsat</sub>	base-emitter saturation voltage 2N2222	I <sub>C</sub> = 150 mA; I <sub>B</sub> = 15 mA; note 1	–	1.3	V
		I <sub>C</sub> = 500 mA; I <sub>B</sub> = 50 mA; note 1	–	2.6	V
V <sub>BEsat</sub>	base-emitter saturation voltage 2N2222A	I <sub>C</sub> = 150 mA; I <sub>B</sub> = 15 mA; note 1	0.6	1.2	V
		I <sub>C</sub> = 500 mA; I <sub>B</sub> = 50 mA; note 1	–	2	V
C <sub>c</sub>	collector capacitance	I <sub>E</sub> = I <sub>e</sub> = 0; V <sub>CB</sub> = 10 V; f = 1 MHz	–	8	pF
C <sub>e</sub>	emitter capacitance 2N2222A	I <sub>C</sub> = I <sub>c</sub> = 0; V <sub>EB</sub> = 500 mV; f = 1 MHz	–	25	pF
f <sub>T</sub>	transition frequency 2N2222 2N2222A	I <sub>C</sub> = 20 mA; V <sub>CE</sub> = 20 V; f = 100 MHz	250	–	MHz
			300	–	MHz
F	noise figure 2N2222A	I <sub>C</sub> = 200 μA; V <sub>CE</sub> = 5 V; R <sub>S</sub> = 2 kΩ; f = 1 kHz; B = 200 Hz	–	4	dB


NPN switching transistors

2N2222; 2N2222A


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
<b>Switching times (between 10% and 90% levels); see Fig.2</b>					
$t_{on}$	turn-on time	$I_{Con} = 150 \text{ mA}; I_{Bon} = 15 \text{ mA}; I_{Boff} = -15 \text{ mA}$	-	35	ns
$t_d$	delay time		-	10	ns
$t_r$	rise time		-	25	ns
$t_{off}$	turn-off time		-	250	ns
$t_s$	storage time		-	200	ns
$t_f$	fall time		-	60	ns

Note

1. Pulse test:  $t_p \leq 300 \mu\text{s}; \delta \leq 0.02$ .



# AMPLIFICADOR LM386



January 2000

## LM386 Low Voltage Audio Power Amplifier

### General Description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value up to 200.

The inputs are ground referenced while the output is automatically biased to one half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.


### Features

- Battery operation
- Minimum external parts
- Wide supply voltage range: 4V–12V or 5V–18V
- Low quiescent current drain: 4 mA
- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion
- Available in 8 pin MSOP package


### Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

### Equivalent Schematic and Connection Diagrams



Small Outline,  
Molded Mini Small Outline,  
and Dual-In-Line Packages



Top View

Order Number LM386M-1,  
LM386MM-1, LM386N-1,  
LM386N-3 or LM386N-4  
See NS Package Number  
M08A, MUA08A or N08E

LM386 Low Voltage Audio Power Amplifier

LM386

### Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (LM386N-1, -3, LM386M-1)	15V
Supply Voltage (LM386N-4)	22V
Package Dissipation (Note 3) (LM386N)	1.25W
(LM386M)	0.73W
(LM386MM-1)	0.595W
Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	+150°C
Soldering Information	

Dual-In-Line Package	
Soldering (10 sec)	+260°C
Small Outline Package (SOIC and MSOP)	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	
Thermal Resistance	
$\theta_{JC}$ (DIP)	37°C/W
$\theta_{JA}$ (DIP)	107°C/W
$\theta_{JC}$ (SO Package)	35°C/W
$\theta_{JA}$ (SO Package)	172°C/W
$\theta_{JA}$ (MSOP)	210°C/W
$\theta_{JC}$ (MSOP)	56°C/W

### Electrical Characteristics (Notes 1, 2)

$T_A = 25^\circ\text{C}$

Parameter	Conditions	Min	Typ	Max	Units
Operating Supply Voltage ( $V_S$ )					
LM386N-1, -3, LM386M-1, LM386MM-1		4		12	V
LM386N-4		5		18	V
Quiescent Current ( $I_Q$ )	$V_S = 6V, V_{IN} = 0$		4	8	mA
Output Power ( $P_{OUT}$ )					
LM386N-1, LM386M-1, LM386MM-1	$V_S = 6V, R_L = 8\Omega, THD = 10\%$	250	325		mW
LM386N-3	$V_S = 9V, R_L = 8\Omega, THD = 10\%$	500	700		mW
LM386N-4	$V_S = 16V, R_L = 32\Omega, THD = 10\%$	700	1000		mW
Voltage Gain ( $A_V$ )	$V_S = 6V, f = 1\text{ kHz}$		26		dB
	10 $\mu\text{F}$ from Pin 1 to 8		46		dB
Bandwidth (BW)	$V_S = 6V, \text{Pins 1 and 8 Open}$		300		kHz
Total Harmonic Distortion (THD)	$V_S = 6V, R_L = 8\Omega, P_{OUT} = 125\text{ mW}$ $f = 1\text{ kHz, Pins 1 and 8 Open}$		0.2		%
Power Supply Rejection Ratio (PSRR)	$V_S = 6V, f = 1\text{ kHz, } C_{BYPASS} = 10\ \mu\text{F}$ Pins 1 and 8 Open, Referred to Output		50		dB
Input Resistance ( $R_{IN}$ )			50		k $\Omega$
Input Bias Current ( $I_{BIAS}$ )	$V_S = 6V, \text{Pins 2 and 3 Open}$		250		nA

**Note 1:** All voltages are measured with respect to the ground pin, unless otherwise specified.

**Note 2:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given; however, the typical value is a good indication of device performance.

**Note 3:** For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and 1) a thermal resistance of 107°C/W junction to ambient for the dual-in-line package and 2) a thermal resistance of 170°C/W for the small outline package.



## Application Hints

### GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 kΩ resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 kΩ resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 1 to 5 (paralleling the internal 15 kΩ resistor). For 6 dB effective bass boost:  $R \cong 15 \text{ k}\Omega$ , the lowest value for good stable operation is  $R = 10 \text{ k}\Omega$  if pin 8 is open. If pins 1 and 8 are bypassed then  $R$  as low as 2 kΩ can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.


### INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 kΩ resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 kΩ it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 kΩ, then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.


When using the LM386 with higher gains (bypassing the 1.35 kΩ resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μF capacitor or a short to ground depending on the dc source resistance on the driven input.

## Typical Applications


Amplifier with Gain = 20  
Minimum Parts




Amplifier with Gain = 200





Amplifier with Gain = 50





Low Distortion Power Wienbridge Oscillator





Frequency Response with Bass Boost




- Note 4:** Twist Supply lead and supply ground very tightly.
- Note 5:** Twist speaker lead and ground very tightly.
- Note 6:** Ferrite bead in Ferroxcube K5-001-001/3B with 3 turns of wire.
- Note 7:** R1C1 band limits input signals.
- Note 8:** All components must be spaced very closely to IC.


# CONVERSOR A/D TLC0820AC

**TLC0820AC, TLC0820AI**  
**Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL**  
**CONVERTERS USING MODIFIED FLASH TECHNIQUES**  
SLAS064A – SEPTEMBER 1986 – REVISED JUNE 1994

- Advanced LinCMOS™ Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion and Access Time Over Temperature Range  
Read Mode . . . 2.5 μs Max
- No External Clock or Oscillator Components Required
- On-Chip Track and Hold
- Single 5-V Supply
- TLC0820A Is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T



FN PACKAGE  
(TOP VIEW)



NC—No internal connection


## description

The TLC0820AC and the TLC0820AI are Advanced LinCMOS™ 8-bit analog-to-digital converters each consisting of two 4-bit flash converters, a 4-bit digital-to-analog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified flash technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.18 μs over temperature. The on-chip track-and-hold circuit has a 100-ns sample window and allows these devices to convert continuous analog signals having slew rates of up to 100 mV/μs without external sampling components. TTL-compatible 3-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

## AVAILABLE OPTIONS

T <sub>A</sub>	TOTAL UNADJUSTED ERROR	PACKAGE			
		SSOP (DB)	PLASTIC SMALL OUTLINE (DW)	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP (N)
0°C to 70°C	±1 LSB	TLC0820ACDB	TLC0820ACDW	TLC0820ACFN	TLC0820ACN
-40°C to 85°C	±1 LSB	—	TLC0820AIDW	TLC0820AIFN	TLC0820AIN

functional block diagram



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
ANLG IN	1	I	Analog input
$\overline{\text{CS}}$	13	I	Chip select. $\overline{\text{CS}}$ must be low in order for $\overline{\text{RD}}$ or $\overline{\text{WR}}$ to be recognized by the ADC.
D0	2	O	Digital, 3-state output data, bit 1 (LSB)
D1	3	O	Digital, 3-state output data, bit 2
D2	4	O	Digital, 3-state output data, bit 3
D3	5	O	Digital, 3-state output data, bit 4
D4	14	O	Digital, 3-state output data, bit 5
D5	15	O	Digital, 3-state output data, bit 6
D6	16	O	Digital, 3-state output data, bit 7
D7	17	O	Digital, 3-state output data, bit 8 (MSB)
GND	10		Ground
$\overline{\text{INT}}$	9	O	Interrupt. In the write-read mode, the interrupt output ( $\overline{\text{INT}}$ ) going low indicates that the internal count-down delay time, $t_{d(\text{int})}$ , is complete and the data result is in the output latch. The delay time $t_{d(\text{int})}$ is typically 800 ns starting after the rising edge of $\overline{\text{WR}}$ (see operating characteristics and Figure 3). If $\overline{\text{RD}}$ goes low prior to the end of $t_{d(\text{int})}$ , $\overline{\text{INT}}$ goes low at the end of $t_{d(\text{RD})}$ and the conversion results are available sooner (see Figure 2). $\overline{\text{INT}}$ is reset by the rising edge of either $\overline{\text{RD}}$ or $\overline{\text{CS}}$ .
MODE	7	I	Mode select. MODE is internally tied to GND through a 50- $\mu\text{A}$ current source, which acts like a pull-down resistor. When MODE is low, the read mode is selected. When MODE is high, the write-read mode is selected.
NC	19		No internal connection
$\overline{\text{OFLW}}$	18	O	Overflow. Normally $\overline{\text{OFLW}}$ is a logical high. However, if the analog input is higher than $V_{\text{ref+}}$ , $\overline{\text{OFLW}}$ will be low at the end of conversion. It can be used to cascade two or more devices to improve resolution (9 or 10 bits).
$\overline{\text{RD}}$	8	I	Read. In the write-read mode with $\overline{\text{CS}}$ low, the 3-state data outputs D0 through D7 are activated when $\overline{\text{RD}}$ goes low. $\overline{\text{RD}}$ can also be used to increase the conversion speed by reading data prior to the end of the internal count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of $\overline{\text{RD}}$ . In the read mode with $\overline{\text{CS}}$ low, the conversion starts with $\overline{\text{RD}}$ going low. $\overline{\text{RD}}$ also enables the 3-state data outputs on completion of the conversion. $\overline{\text{RDY}}$ going into the high-impedance state and $\overline{\text{INT}}$ going low indicate completion of the conversion.
REF-	11	I	Reference voltage. REF- is placed on the bottom of the resistor ladder.
REF+	12	I	Reference voltage. REF+ is placed on the top of the resistor ladder.
$V_{\text{CC}}$	20		Power supply voltage
$\overline{\text{WR}}/\overline{\text{RDY}}$	6	I/O	Write ready. In the write-read mode with $\overline{\text{CS}}$ low, the conversion is started on the falling edge of the $\overline{\text{WR}}$ input signal. The result of the conversion is strobed into the output latch after the internal count-down delay time, $t_{d(\text{int})}$ , provided that the $\overline{\text{RD}}$ input does not go low prior to this time. The delay time $t_{d(\text{int})}$ is approximately 800 ns. In the read mode, $\overline{\text{RDY}}$ (an open-drain output) goes low after the falling edge of $\overline{\text{CS}}$ and goes into the high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface to a microprocessor system.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{\text{CC}}$ (see Note 1)	10 V
Input voltage range, all inputs (see Note 1)	-0.2 V to $V_{\text{CC}} + 0.2$ V
Output voltage range, all outputs (see Note 1)	-0.2 V to $V_{\text{CC}} + 0.2$ V
Operating free-air temperature range: TLC0820AC	0°C to 70°C
TLC0820AI	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DB, DW or N package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to network GND.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.5	5	8	V
Analog input voltage		-0.1		$V_{CC} + 0.1$	V
Positive reference voltage, $V_{ref+}$		$V_{ref-}$		$V_{CC}$	V
Negative reference voltage, $V_{ref-}$		GND		$V_{ref+}$	V
High-level input voltage, $V_{IH}$	$V_{CC} = 4.75\text{ V to } 5.25\text{ V}$	$\overline{CS}, \overline{WR/RDY}, \overline{RD}$	2		V
		MODE	3.5		
Low-level input voltage, $V_{IL}$	$V_{CC} = 4.75\text{ V to } 5.25\text{ V}$	$\overline{CS}, \overline{WR/RDY}, \overline{RD}$	0.8		V
		MODE	1.5		
Pulse duration, write in write-read mode, $t_{w(W)}$ (see Figures 2, 3, and 4)		0.5		50	$\mu\text{s}$
Operating free-air temperature, $T_A$	TLC0820AC	0		70	$^{\circ}\text{C}$
	TLC0820AI	-40		85	

electrical characteristics at specified operating free-air temperature,  $V_{CC} = 5\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A^{\dagger}$	MIN	TYP	MAX	UNIT
$V_{OH}$ High-level output voltage	D0-D7, $\overline{INT}$ , or $\overline{OFLW}$	$V_{CC} = 4.75\text{ V}, I_{OH} = -360\ \mu\text{A}$	Full range	2.4			V
		$V_{CC} = 4.75\text{ V}, I_{OH} = -10\ \mu\text{A}$	Full range	4.5			
$V_{OL}$ Low-level output voltage	D0-D7, $\overline{OFLW}, \overline{INT}$ , or $\overline{WR/RDY}$	$V_{CC} = 5.25\text{ V}, I_{OL} = 1.6\text{ mA}$	Full range			0.4	V
			25 $^{\circ}\text{C}$			0.34	
$I_{IH}$ High-level input current	CS or RD	$V_{IH} = 5\text{ V}$	Full range		0.005	1	$\mu\text{A}$
			Full range			3	
			25 $^{\circ}\text{C}$		0.1	0.3	
			Full range			200	
$I_{IL}$ Low-level input current	$\overline{CS}, \overline{WR/RDY}, \overline{RD}$ , or MODE	$V_{IL} = 0$	Full range	-0.005		-1	$\mu\text{A}$
			25 $^{\circ}\text{C}$				
$I_{OZ}$ Off-state (high-impedance-state) output current	D0-D7 or $\overline{WR/RDY}$	$V_O = 5\text{ V}$	Full range			3	$\mu\text{A}$
			25 $^{\circ}\text{C}$		0.1	0.3	
			Full range			-3	
			25 $^{\circ}\text{C}$		-0.1	-0.3	
$I_I$ Analog input current		CS at 5 V, $V_I = 5\text{ V}$	Full range			3	$\mu\text{A}$
			25 $^{\circ}\text{C}$			0.3	
			Full range			-3	
			25 $^{\circ}\text{C}$			-0.3	
$I_{OS}$ Short-circuit output current	D0-D7, $\overline{OFLW}, \overline{INT}$ , or $\overline{WR/RDY}$	$V_O = 5\text{ V}$	Full range	7			mA
			25 $^{\circ}\text{C}$	8.4	14		
	D0-D7 or $\overline{OFLW}$	$V_O = 0$	Full range	-6			
			25 $^{\circ}\text{C}$	-7.2	-12		
	INT	$V_O = 0$	Full range	-4.5			
			25 $^{\circ}\text{C}$	-5.3	-9		
$R_{ref}$ Reference resistance			Full range	1.25		6	k $\Omega$
			25 $^{\circ}\text{C}$	1.4	2.3	5.3	
$I_{CC}$ Supply current		$\overline{CS}, \overline{WR/RDY}$ , and $\overline{RD}$ at 0 V	Full range			15	mA
			25 $^{\circ}\text{C}$		7.5	13	
$C_i$ Input capacitance	D0-D7		Full range			5	pF
	ANLG IN					45	
$C_o$ Output capacitance	D0-D7		Full range			5	pF

$\dagger$  Full range is as specified in recommended operating conditions.

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $V_{ref+} = 5\text{ V}$ ,  $V_{ref-} = 0$ ,  $t_r = t_f = 20\text{ ns}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP	MAX	UNIT
$k_{SVS}$	Supply-voltage sensitivity	$V_{CC} = 5\text{ V} \pm 5\%$ , $T_A = \text{MIN to MAX}$			$\pm 1/16$	$\pm 1/4$	LSB
	Total unadjusted error‡	MODE at 0 V, $T_A = \text{MIN to MAX}$				1	LSB
$t_{conv(R)}$	Conversion time, read mode	MODE at 0 V, See Figure 1			1.6	2.5	$\mu\text{s}$
$t_{a(R)}$	Access time, $\overline{RD}\downarrow$ to data valid	MODE at 0 V, See Figure 1			$t_{conv(R)+20}$	$t_{conv(R)+50}$	ns
$t_{a(R1)}$	Access time, $\overline{RD}\downarrow$ to data valid	MODE at 5 V, $t_{d(WR)} < t_{d(int)}$ . See Figure 2	$C_L = 15\text{ pF}$		190	280	ns
			$C_L = 100\text{ pF}$		210	320	
$t_{a(R2)}$	Access time, $\overline{RD}\downarrow$ to data valid	MODE at 5 V, $t_{d(WR)} > t_{d(int)}$ . See Figure 3	$C_L = 15\text{ pF}$		70	120	ns
			$C_L = 100\text{ pF}$		90	150	
$t_{a(INT)}$	Access time, $\overline{INT}\downarrow$ to data valid	MODE at 5 V, See Figure 4			20	50	ns
$t_{dis}$	Disable time, $\overline{RD}\uparrow$ to data valid	$R_L = 1\text{ k}\Omega$ , See Figures 1, 2, 3, and 5	$C_L = 10\text{ pF}$ ,		70	95	ns
$t_{d(int)}$	Delay time, $WR/RDY\uparrow$ to $INT\downarrow$	MODE at 5 V, $C_L = 50\text{ pF}$ , See Figures 2, 3, and 4			800	1300	ns
$t_{d(NC)}$	Delay time, to next conversion	See Figures 1, 2, 3, and 4		500			ns
$t_{d(WR)}$	Delay time, $WR/RDY\uparrow$ to $RD\downarrow$ in write-read mode	See Figure 2		0.4			$\mu\text{s}$
$t_{d(RDY)}$	Delay time, $CS\downarrow$ to $WR/RDY\downarrow$	MODE at 0 V, See Figure 1			50	100	ns
$t_{d(RIH)}$	Delay time, $\overline{RD}\uparrow$ to $\overline{INT}\uparrow$	$C_L = 50\text{ pF}$ ,	See Figures 1, 2, and 3		125	225	ns
$t_{d(RIL)}$	Delay time, $RD\downarrow$ to $INT\downarrow$	MODE at 5 V, See Figure 2			200	290	ns
$t_{d(WIH)}$	Delay time, $\overline{WR}/RDY\uparrow$ to $\overline{INT}\uparrow$	MODE at 5 V, See Figure 4			175	270	ns
	Slew-rate tracking				0.1		V/ $\mu\text{s}$

APPLICATION INFORMATION




Figure 6. Configuration for 9-Bit Resolution



# CONVERSOR D/A TLC7226

## TLC7226C, TLC7226I, TLC7226M QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

SLAS060E – JANUARY 1995 – REVISED JANUARY 2003

### features

- Four 8-Bit D/A Converters
- Microprocessor Compatible
- TTL/CMOS Compatible
- Single Supply Operation Possible
- CMOS Technology

### applications

- Process Control
- Automatic Test Equipment
- Automatic Calibration of Large System Parameters, e.g. Gain/Offset

### description

The TLC7226C, TLC7226I, and TLC7226M consist of four 8-bit voltage-output digital-to-analog converters (DACs) with output buffer amplifiers and interface logic on a single monolithic chip.

Separate on-chip latches are provided for each of the four DACs. Data is transferred into one of these data latches through a common 8-bit TTL/CMOS-compatible 5-V input port. Control inputs A0 and A1 determine which DAC is loaded when  $\overline{WR}$  goes low. The control logic is speed compatible with most 8-bit microprocessors.


Each DAC includes an output buffer amplifier capable of sourcing up to 5 mA of output current.

The TLC7226 performance is specified for input reference voltages from 2 V to  $V_{DD} - 4$  V with dual supplies. The voltage mode configuration of the DACs allows the TLC7226 to be operated from a single power supply rail at a reference of 10 V.


The TLC7226 is fabricated in a LinBiCMOS™ process that has been specifically developed to allow high-speed digital logic circuits and precision analog circuits to be integrated on the same chip. The TLC7226 has a common 8-bit data bus with individual DAC latches. This provides a versatile control architecture for simple interface to microprocessors. All latch-enable signals are level triggered.

Combining four DACs, four operational amplifiers, and interface logic into either a 0.3-inch wide, 20-terminal dual-in-line IC (DIP) or a small 20-terminal small-outline IC (SOIC) allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. The Leadless Ceramic Chip Carrier (LCCC) package provides for operation at military temperature range. The pinout is aimed at optimizing board layout with all of the analog inputs and outputs at one end of the package and all of the digital inputs at the other.

DW OR N PACKAGE  
(TOP VIEW)



FK PACKAGE  
(TOP VIEW)




**description (continued)**

The TLC7226C is characterized for operation from 0°C to 70°C. The TLC7226I is characterized for operation from -25°C to 85°C. The TLC7226M is characterized for operation from -55°C to 125°C.


AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE		
	SMALL OUTLINE (DW)	PLASTIC DIP (N)	LCCC (FK)
0°C to 70°C	TLC7226CDW	TLC7226CN	—
-25°C to 85°C	TLC7226IDW	TLC7226IN	—
-55°C to 125°C	—	—	TLC7226MFKB

**functional block diagram**



**schematic of outputs**



### Terminal Functions

TERMINAL NAME	NO.†	I/O	DESCRIPTION
AGND	5		Analog ground. AGND is the reference and return terminal for the analog signals and supply.
A0, A1	17, 16	I	DAC select inputs. The combination of high or low levels select either DACA, DACB, DACC, or DACD.
DGND	6		Digital ground. DGND is the reference and return terminal for the digital signals and supply.
DB0–DB7	14–7	I	Digital DAC data inputs. DB0–DB7 are the input digital data used for conversion.
OUTA	2	O	DACA output. OUTA is the analog output of DACA.
OUTB	1	O	DACB output. OUTB is the analog output of DACB.
OUTC	20	O	DACC output. OUTC is the analog output of DACC.
OUTD	19	O	DACD output. OUTD is the analog output of DACD.
REF	4	I	Voltage reference input. The voltage level on REF determines the full scale analog output.
V <sub>DD</sub>	18		Positive supply voltage input terminal
V <sub>SS</sub>	3		Negative supply voltage input terminal
WR	15	I	Write input. WR selects DAC transparency or latch mode. The selected input latch is transparent when WR is low.

† Terminal numbers shown are for the DW, N, and FK packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> : AGND or DGND	–0.3 V to 17 V
V <sub>SS</sub> ‡	–0.3 V to 24 V
Supply voltage range, V <sub>SS</sub> : AGND or DGND	–7 V to 0.3 V
Voltage range between AGND and DGND	–17 V to 17 V
Input voltage range, V <sub>I</sub> (to DGND)	–0.3 V to V <sub>DD</sub> + 0.3 V
Reference voltage range: V <sub>ref</sub> (to AGND)	–0.3 V to V <sub>DD</sub>
V <sub>ref</sub> (to V <sub>SS</sub> )	–0.3 V to 20 V
Output voltage range, V <sub>O</sub> (to AGND) (see Note 1)	V <sub>SS</sub> to V <sub>DD</sub>
Continuous total power dissipation at (or below) T <sub>A</sub> = 25°C (see Note 2)	500 mW
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
E suffix	–25°C to 85°C
M suffix	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N packages	260°C
Case temperature for 10 seconds: FK package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ The V<sub>SS</sub> terminal is connected to the substrate and must be tied to the most negative supply voltage applied to the device.

NOTES: 1. Output voltages may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA.

2. For operation above T<sub>A</sub> = 75°C, derate linearly at the rate of 2 mW/°C.

**recommended operating conditions**

		MIN	MAX	UNIT
Supply voltage, $V_{DD}$		11.4	16.5	V
Supply voltage, $V_{SS}$		-5.5	0	V
High-level input voltage, $V_{IH}$		2		V
Low-level input voltage, $V_{IL}$			0.8	V
Reference voltage, $V_{ref}$		0	$V_{DD}-4$	V
Load resistance, $R_L$		2		k $\Omega$
Setup time, address valid before $\overline{WR}\downarrow$ , $t_{su(AW)}$ (see Figure 6)	$V_{DD} = 11.4\text{ V to }16.5\text{ V}$	*0		ns
Setup time, data valid before $\overline{WR}\downarrow$ , $t_{su(DW)}$ (see Figure 6)	$V_{DD} = 11.4\text{ V to }16.5\text{ V}$	*45		ns
Hold time, address valid before $\overline{WR}\uparrow$ , $t_h(AW)$ (see Figure 6)	$V_{DD} = 11.4\text{ V to }16.5\text{ V}$	*0		ns
Hold time, data valid before $\overline{WR}\uparrow$ , $t_h(DW)$ (see Figure 6)	$V_{DD} = 11.4\text{ V to }16.5\text{ V}$	*10		ns
Pulse duration, $\overline{WR}$ low, $t_W$ (see Figure 6)	$V_{DD} = 11.4\text{ V to }16.5\text{ V}$	*50		ns
Operating free-air temperature, $T_A$	C suffix	0	70	°C
	I suffix	-25	85	
	M suffix	-55	125	

\* This parameter is not tested for M suffix devices.

**electrical characteristics over recommended operating free-air temperature range**

**dual power supply over recommended power supply and reference voltage ranges, AGND = DGND = 0 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_I$	Input current, digital	$V_I = 0\text{ V or }V_{DD}$				$\pm 1$	$\mu\text{A}$
$I_{(DD)}$	Supply current	$V_I = 0.8\text{ V or }2.4\text{ V}, V_{DD} = 16.5\text{ V}, V_{SS} = -5\text{ V},$ No load			6	16	mA
$I_{(SS)}$	Supply current	$V_I = 0.8\text{ V or }2.4\text{ V},$ No load			4	10	mA
$r_{i(ref)}$	Reference input resistance			2	4		k $\Omega$
Power supply sensitivity		$\Delta V_{DD} = \pm 5\%$				0.01	%/%
$C_i$	REF input	All 0s loaded	C and I suffix		65		pF
			M suffix		*30		
	Digital inputs		C and I suffix			8	
			M suffix			*12	

\* This parameter is not tested for M suffix devices.

**operating characteristics over recommended operating free-air temperature range**

**dual power supply over recommended power supply and reference voltage ranges, AGND = DGND = 0 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Slew rate			*2.5			V• $\mu$ s
Settling time to 1/2 LSB	Positive full scale	$V_{ref} = 10\text{ V}$			*5	$\mu$ s
	Negative full scale				*7	
Resolution				8		bits
Total unadjusted error		$V_{DD} = 15\text{ V} \pm 5\%$ , $V_{ref} = 10\text{ V}$			$\pm 2$	LSB
Linearity error	Differential/integral				$\pm 1$	LSB
Full-scale error					$\pm 2$	LSB
Gain error					$\pm 0.25$	LSB
Temperature coefficient of gain	Full scale	$V_{DD} = 14\text{ V to } 16.5\text{ V}$ , $V_{ref} = 10\text{ V}$			$\pm 20$	ppm/ $^{\circ}$ C
	Zero-code error				$\pm 50$	$\mu$ V/ $^{\circ}$ C
Zero-code error				$\pm 20$	$\pm 80$	mV
Digital crosstalk glitch impulse area		$V_{ref} = 0$		50		nV•s

\* This parameter is not tested for M suffix devices.

**single power supply,  $V_{DD} = 14.25\text{ V to } 15.75\text{ V}$ ,  $V_{SS} = \text{AGND} = \text{DGND} = 0\text{ V}$ ,  $V_{ref} = 10\text{ V}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply current, $I_{DD}$		$V_I = 0.8\text{ V or } 2.4\text{ V}$ , No load		5	13	mA
Slew rate			*2			V• $\mu$ s
Settling time to 1/2 LSB	Positive full scale				*5	$\mu$ s
	Negative full scale				*20	
Resolution				8		bits
Total unadjusted error					$\pm 2$	LSB
Full-scale error					$\pm 2$	LSB
Temperature coefficient of gain	Full scale	$V_{DD} = 14\text{ V to } 16.5\text{ V}$ , $V_{ref} = 10\text{ V}$			$\pm 20$	ppm/ $^{\circ}$ C
	Zero-code error				$\pm 50$	$\mu$ V/ $^{\circ}$ C
Linearity error	Differential				$\pm 1$	LSB
Digital crosstalk-glitch impulse area				50		nV•s

\* This parameter is not tested for M suffix devices.

# MODULADOR XR-2206



**XR-2206**  
Monolithic  
Function Generator

June 1997-3

## FEATURES

- Low-Sine Wave Distortion, 0.5%, Typical
- Excellent Temperature Stability, 20ppm/°C, Typ.
- Wide Sweep Range, 2000:1, Typical
- Low-Supply Sensitivity, 0.01%V, Typ.
- Linear Amplitude Modulation
- TTL Compatible FSK Controls
- Wide Supply Range, 10V to 26V
- Adjustable Duty Cycle, 1% TO 99%

## APPLICATIONS

- Waveform Generation
- Sweep Generation
- AM/FM Generation
- V/F Conversion
- FSK Generation
- Phase-Locked Loops (VCO)

## GENERAL DESCRIPTION

The XR-2206 is a monolithic function generator integrated circuit capable of producing high quality sine, square, triangle, ramp, and pulse waveforms of high-stability and accuracy. The output waveforms can be both amplitude and frequency modulated by an external voltage. Frequency of operation can be selected externally over a range of 0.01Hz to more than 1MHz.

The circuit is ideally suited for communications, instrumentation, and function generator applications requiring sinusoidal tone, AM, FM, or FSK generation. It has a typical drift specification of 20ppm/°C. The oscillator frequency can be linearly swept over a 2000:1 frequency range with an external control voltage, while maintaining low distortion.

## ORDERING INFORMATION

Part No.	Package	Operating Temperature Range
XR-2206M	16 Lead 300 Mil CDIP	-55°C to +125°C
XR-2206P	16 Lead 300 Mil PDIP	-40°C to +85°C
XR-2206CP	16 Lead 300 Mil PDIP	0°C to +70°C
XR-2206D	16 Lead 300 Mil JEDEC SOIC	0°C to +70°C






Figure 1. XR-2206 Block Diagram



16 Lead PDIP, CDIP (0.300'')



16 Lead SOIC (Jedec, 0.300'')

**PIN DESCRIPTION**

Pin #	Symbol	Type	Description
1	AMSI	I	Amplitude Modulating Signal Input.
2	STO	O	Sine or Triangle Wave Output.
3	MO	O	Multiplier Output.
4	V <sub>CC</sub>		Positive Power Supply.
5	TC1	I	Timing Capacitor Input.
6	TC2	I	Timing Capacitor Input.
7	TR1	O	Timing Resistor 1 Output.
8	TR2	O	Timing Resistor 2 Output.
9	FSKI	I	Frequency Shift Keying Input.
10	BIAS	O	Internal Voltage Reference.
11	SYNCO	O	Sync Output. This output is a open collector and needs a pull up resistor to V <sub>CC</sub> .
12	GND		Ground pin.
13	WAVEA1	I	Wave Form Adjust Input 1.
14	WAVEA2	I	Wave Form Adjust Input 2.
15	SYMA1	I	Wave Symetry Adjust 1.
16	SYMA2	I	Wave Symetry Adjust 2.



### DC ELECTRICAL CHARACTERISTICS

Test Conditions: Test Circuit of *Figure 2*  $V_{CC} = 12V$ ,  $T_A = 25^\circ C$ ,  $C = 0.01\mu F$ ,  $R_1 = 100k\Omega$ ,  $R_2 = 10k\Omega$ ,  $R_3 = 25k\Omega$   
 Unless Otherwise Specified.  $S_1$  open for triangle, closed for sine wave.

Parameters	XR-2206M/P			XR-2206CP/D			Units	Conditions
	Min.	Typ.	Max.	Min.	Typ.	Max.		
<b>General Characteristics</b>								
Single Supply Voltage	10		26	10		26	V	
Split-Supply Voltage	$\pm 5$		$\pm 13$	$\pm 5$		$\pm 13$	V	
Supply Current		12	17		14	20	mA	$R_1 \geq 10k\Omega$
<b>Oscillator Section</b>								
Max. Operating Frequency	0.5	1		0.5	1		MHz	$C = 1000pF$ , $R_1 = 1k\Omega$
Lowest Practical Frequency		0.01			0.01		Hz	$C = 50\mu F$ , $R_1 = 2M\Omega$
Frequency Accuracy		$\pm 1$	$\pm 4$		$\pm 2$		% of $f_0$	$f_0 = 1/R_1C$
Temperature Stability Frequency		$\pm 10$	$\pm 50$		$\pm 20$		ppm/ $^\circ C$	$0^\circ C \leq T_A \leq 70^\circ C$ $R_1 = R_2 = 20k\Omega$
Sine Wave Amplitude Stability <sup>2</sup>		4800			4800		ppm/ $^\circ C$	
Supply Sensitivity		0.01	0.1		0.01		%/V	$V_{LOW} = 10V$ , $V_{HIGH} = 20V$ , $R_1 = R_2 = 20k\Omega$
Sweep Range	1000:1	2000:1			2000:1		$f_H = f_L$	$f_H @ R_1 = 1k\Omega$ $f_L @ R_1 = 2M\Omega$
<b>Sweep Linearity</b>								
10:1 Sweep		2			2		%	$f_L = 1kHz$ , $f_H = 10kHz$
1000:1 Sweep		8			8		%	$f_L = 100Hz$ , $f_H = 100kHz$
FM Distortion		0.1			0.1		%	$\pm 10\%$ Deviation
<b>Recommended Timing Components</b>								
Timing Capacitor: C	0.001		100	0.001		100	$\mu F$	<i>Figure 5</i>
Timing Resistors: $R_1$ & $R_2$	1		2000	1		2000	$k\Omega$	
<b>Triangle Sine Wave Output<sup>1</sup></b>								<i>Figure 3</i>
Triangle Amplitude		160			160		mV/ $k\Omega$	<i>Figure 2</i> , $S_1$ Open
Sine Wave Amplitude	40	60	80		60		mV/ $k\Omega$	<i>Figure 2</i> , $S_1$ Closed
Max. Output Swing		6			6		Vp-p	
Output Impedance		600			600		$\Omega$	
Triangle Linearity		1			1		%	
Amplitude Stability		0.5			0.5		dB	For 1000:1 Sweep
<b>Sine Wave Distortion</b>								
Without Adjustment		2.5			2.5		%	$R_1 = 30k\Omega$
With Adjustment		0.4	1.0		0.5	1.5	%	See <i>Figure 7</i> and <i>Figure 8</i>

**Notes**

<sup>1</sup> Output amplitude is directly proportional to the resistance,  $R_3$ , on Pin 3. See *Figure 3*.

<sup>2</sup> For maximum amplitude stability,  $R_3$  should be a positive temperature coefficient resistor.

**Bold face parameters** are covered by production test and guaranteed over operating temperature range.

**DC ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameters	XR-2206M/P			XR-2206CP/D			Units	Conditions
	Min.	Typ.	Max.	Min.	Typ.	Max.		
<b>Amplitude Modulation</b>								
Input Impedance	50	100		50	100		kΩ	
Modulation Range		100			100		%	
Carrier Suppression		55			55		dB	
Linearity		2			2		%	For 95% modulation
<b>Square-Wave Output</b>								
Amplitude		12			12		Vp-p	Measured at Pin 11.
Rise Time		250			250		ns	C <sub>L</sub> = 10pF
Fall Time		50			50		ns	C <sub>L</sub> = 10pF
Saturation Voltage		0.2	<b>0.4</b>		0.2	0.6	V	I <sub>L</sub> = 2mA
Leakage Current		0.1	<b>20</b>		0.1	100	μA	V <sub>CC</sub> = 26V
FSK Keying Level (Pin 9)	0.8	1.4	<b>2.4</b>	0.8	1.4	2.4	V	See section on circuit controls
Reference Bypass Voltage	2.9	3.1	<b>3.3</b>	2.5	3	3.5	V	Measured at Pin 10.

**Notes**

<sup>1</sup> Output amplitude is directly proportional to the resistance, R<sub>3</sub>, on Pin 3. See Figure 3.

<sup>2</sup> For maximum amplitude stability, R<sub>3</sub> should be a positive temperature coefficient resistor.

**Bold face parameters** are covered by production test and guaranteed over operating temperature range.

Specifications are subject to change without notice

**ABSOLUTE MAXIMUM RATINGS**

Power Supply ..... 26V  
 Power Dissipation ..... 750mW  
 Derate Above 25°C ..... 5mW/°C

Total Timing Current ..... 6mA  
 Storage Temperature ..... -65°C to +150°C

**SYSTEM DESCRIPTION**

The XR-2206 is comprised of four functional blocks; a voltage-controlled oscillator (VCO), an analog multiplier and sine-shaper; a unity gain buffer amplifier; and a set of current switches.

The VCO produces an output frequency proportional to an input current, which is set by a resistor from the timing

terminals to ground. With two timing pins, two discrete output frequencies can be independently produced for FSK generation applications by using the FSK input control pin. This input controls the current switches which select one of the timing resistor currents, and routes it to the VCO.




Figure 2. Basic Test Circuit




Figure 10. Circuit Connection for Frequency Sweep.




Figure 11. Circuit for Sine Wave Generation without External Adjustment.  
(See Figure 3 for Choice of  $R_3$ )




Figure 12. Circuit for Sine Wave Generation with Minimum Harmonic Distortion.  
( $R_3$  Determines Output Swing - See Figure 3)




Figure 13. Sinusoidal FSK Generator




Figure 14. Circuit for Pulse and Ramp Generation.

# DdDEMODULADOR XR-2211



## XR-2211 FSK Demodulator/ Tone Decoder

June 1997-3

### FEATURES

- Wide Frequency Range, 0.01Hz to 300kHz
- Wide Supply Voltage Range, 4.5V to 20V
- HCMOS/TTL/Logic Compatibility
- FSK Demodulation, with Carrier Detection
- Wide Dynamic Range, 10mV to 3V rms
- Adjustable Tracking Range,  $\pm 1\%$  to 80%
- Excellent Temp. Stability,  $\pm 50\text{ppm}/^\circ\text{C}$ , max.

### APPLICATIONS

- Caller Identification Delivery
- FSK Demodulation
- Data Synchronization
- Tone Decoding
- FM Detection
- Carrier Detection

### GENERAL DESCRIPTION

The XR-2211 is a monolithic phase-locked loop (PLL) system especially designed for data communications applications. It is particularly suited for FSK modem applications. It operates over a wide supply voltage range of 4.5 to 20V and a wide frequency range of 0.01Hz to 300kHz. It can accommodate analog signals between 10mV and 3V, and can interface with conventional DTL, TTL, and ECL logic families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a


quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay. An internal voltage reference proportional to the power supply is provided at an output pin.

The XR-2211 is available in 14 pin packages specified for military and industrial temperature ranges.

### ORDERING INFORMATION


Part No.	Package	Operating Temperature Range
XR-2211M	14 Pin CDIP (0.300")	-55°C to +125°C
XR-2211N	14 Pin CDIP (0.300")	-40°C to +85°C
XR-2211P	14 Pin PDIP (0.300")	-40°C to +85°C
XR-2211ID	14 Lead SOIC (Jedec, 0.150")	-40°C to +85°C

**BLOCK DIAGRAM**




**Figure 1. XR-2211 Block Diagram**

**PIN CONFIGURATION**



**14 Lead CDIP, PDIP (0.300")**



**14 Lead SOIC (Jedec, 0.150")**

**PIN DESCRIPTION**

Pin #	Symbol	Type	Description
1	V <sub>CC</sub>		<b>Positive Power Supply.</b>
2	INP	I	<b>Receive Analog Input.</b>
3	LDF	O	<b>Lock Detect Filter.</b>
4	GND		<b>Ground Pin.</b>
5	LDOQN	O	<b>Lock Detect Output Not.</b> This output will be low if the VCO is in the capture range.
6	LDOQ	O	<b>Lock Detect Output.</b> This output will be high if the VCO is in the capture range.
7	DO	O	<b>Data Output.</b> Decoded FSK output.
8	COMP I	I	<b>FSK Comparator Input.</b>
9	NC		<b>Not Connected.</b>
10	V <sub>REF</sub>	O	<b>Internal Voltage Reference.</b> The value of V <sub>REF</sub> is V <sub>CC</sub> /2 - 650mV.
11	LDO	O	<b>Loop Detect Output.</b> This output provides the result of the quadrature phase detection.
12	TIM R	I	<b>Timing Resistor Input.</b> This pin connects to the timing resistor of the VCO.
13	TIM C2	I	<b>Timing Capacitor Input.</b> The timing capacitor connects between this pin and pin 14.
14	TIM C1	I	<b>Timing Capacitor Input.</b> The timing capacitor connects between this pin and pin 13.



**ELECTRICAL CHARACTERISTICS**

Test Conditions:  $V_{CC} = 12V$ ,  $T_A = +25^{\circ}C$ ,  $R_O = 30K\Omega$ ,  $C_O = 0.033\mu F$ , unless otherwise specified.

Parameter	Min.	Typ.	Max.	Unit	Conditions
<b>General</b>					
Supply Voltage	<b>4.5</b>		<b>20</b>	V	
Supply Current		4	7	mA	$R_O \geq 10K\Omega$ . See Figure 4.
<b>Oscillator Section</b>					
Frequency Accuracy		$\pm 1$	$\pm 3$	%	Deviation from $f_O = 1/R_O C_O$
Frequency Stability					
Temperature		$\pm 20$	$\pm 50$	ppm/ $^{\circ}C$	See Figure 8.
Power Supply		0.05	0.5	%/V	$V_{CC} = 12 \pm 1V$ . See Figure 7.
		0.2		%/V	$V_{CC} = \pm 5V$ . See Figure 7.
Upper Frequency Limit	<b>100</b>	300		kHz	$R_O = 8.2K\Omega$ , $C_O = 400pF$
Lowest Practical Operating Frequency			0.01	Hz	$R_O = 2M\Omega$ , $C_O = 50\mu F$
Timing Resistor, $R_O$ - See Figure 5					
Operating Range	5		2000	K $\Omega$	
Recommended Range	5			K $\Omega$	See Figure 7 and Figure 8.
<b>Loop Phase Dectector Section</b>					
Peak Output Current	$\pm 150$	$\pm 200$	$\pm 300$	$\mu A$	Measured at Pin 11
Output Offset Current		1		$\mu A$	
Output Impedance		1		M $\Omega$	
Maximum Swing	$\pm 4$	$\pm 5$		V	Referenced to Pin 10
<b>Quadrature Phase Detector</b> Measured at Pin 3					
Peak Output Current	<b>100</b>	300		$\mu A$	
Output Impedance		1		M $\Omega$	
Maximum Swing		11		V <sub>PP</sub>	
<b>Input Preampt Section</b> Measured at Pin 2					
Input Impedance		20		K $\Omega$	
Input Signal					
Voltage Required to Cause Limiting		2	10	mV rms	

**Notes**

Parameters are guaranteed over the recommended operating conditions, but are not 100% tested in production. **Bold face parameters** are covered by production test and guaranteed over operating temperature range.

### DC ELECTRICAL CHARACTERISTICS (CONT'D)

Test Conditions:  $V_{CC} = 12V$ ,  $T_A = +25^{\circ}C$ ,  $R_O = 30K\Omega$ ,  $C_O = 0.033\mu F$ , unless otherwise specified.

Parameter	Min.	Typ.	Max.	Unit	Conditions
<b>Voltage Comparator Section</b>					
Input Impedance		2		M $\Omega$	Measured at Pins 3 and 8
Input Bias Current		100		nA	
Voltage Gain	55	70		dB	$R_L = 5.1K\Omega$
Output Voltage Low		300	500	mV	$I_C = 3mA$
Output Leakage Current		0.01	10	$\mu A$	$V_O = 20V$
<b>Internal Reference</b>					
Voltage Level	4.9	5.3	5.7	V	Measured at Pin 10
Output Impedance		100		$\Omega$	AC Small Signal
Maximum Source Current		80		$\mu A$	

#### Notes

Parameters are guaranteed over the recommended operating conditions, but are not 100% tested in production.

**Bold face parameters** are covered by production test and guaranteed over operating temperature range.

Specifications are subject to change without notice

### ABSOLUTE MAXIMUM RATINGS

Power Supply ..... 20V  
 Input Signal Level ..... 3V rms  
 Power Dissipation ..... 900mW

Package Power Dissipation Ratings  
 CDIP ..... 750mW  
 Derate Above  $T_A = 25^{\circ}C$  ..... 8mW/ $^{\circ}C$   
 PDIP ..... 800mW  
 Derate Above  $T_A = 25^{\circ}C$  ..... 60mW/ $^{\circ}C$   
 SOIC ..... 390mW  
 Derate Above  $T_A = 25^{\circ}C$  ..... 5mW/ $^{\circ}C$

### SYSTEM DESCRIPTION

The main PLL within the XR-2211 is constructed from an input preamplifier, analog multiplier used as a phase detector and a precision voltage controlled oscillator (VCO). The preamplifier is used as a limiter such that input signals above typically 10mV rms are amplified to a constant high level signal. The multiplying-type phase detector acts as a digital exclusive or gate. Its output (unfiltered) produces sum and difference frequencies of the input and the VCO output. The VCO is actually a current controlled oscillator with its normal input current ( $f_O$ ) set by a resistor ( $R_O$ ) to ground and its driving current with a resistor ( $R_I$ ) from the phase detector.

The output of the phase detector produces sum and difference of the input and the VCO frequencies

(internally connected). When in lock, these frequencies are  $f_{IN} + f_{VCO}$  (2 times  $f_{IN}$  when in lock) and  $f_{IN} - f_{VCO}$  (0Hz when lock). By adding a capacitor to the phase detector output, the 2 times  $f_{IN}$  component is reduced, leaving a DC voltage that represents the phase difference between the two frequencies. This closes the loop and allows the VCO to track the input frequency.

The FSK comparator is used to determine if the VCO is driven above or below the center frequency (FSK comparator). This will produce both active high and active low outputs to indicate when the main PLL is in lock (quadrature phase detector and lock detector comparator).




Figure 2. Functional Block Diagram of a Tone and FSK Decoding System Using XR-2211




Figure 3. Generalized Circuit Connection for FSK and Tone Detection




Figure 10. Circuit Connection for FSK Decoding of Caller Identification Signals (Bell 202 Format)




Figure 11. External Connectors for FSK Demodulation with Carrier Detect Capability




Figure 12. Circuit Connection for Tone Detection




Figure 13. Linear FM Detector Using XR-2211 and an External Op Amp. (See Section on Design Equation for Component Values.)

# MICROCONTROLADOR PIC16F84



# PIC16F8X

## 18-pin Flash/EEPROM 8-Bit Microcontrollers

### Devices Included in this Data Sheet:

- PIC16F83
- PIC16F84
- PIC16CR83
- PIC16CR84
- Extended voltage range devices available (PIC16LF8X, PIC16LCR8X)

### High Performance RISC CPU Features:

- Only 35 single word instructions to learn
- All instructions single cycle except for program branches which are two-cycle
- Operating speed: DC - 10 MHz clock input  
DC - 400 ns instruction cycle


Device	Program Memory (words)	Data RAM (bytes)	Data EEPROM (bytes)	Max. Freq (MHz)
PIC16F83	512 Flash	36	64	10
PIC16F84	1 K Flash	68	64	10
PIC16CR83	512 ROM	36	64	10
PIC16CR84	1 K ROM	68	64	10

- 14-bit wide instructions
- 8-bit wide data path
- 15 special function hardware registers
- Eight-level deep hardware stack
- Direct, indirect and relative addressing modes
- Four interrupt sources:
  - External RB0/INT pin
  - TMR0 timer overflow
  - PORTB<7:4> interrupt on change
  - Data EEPROM write complete
- 1000 erase/write cycles Flash program memory
- 10,000,000 erase/write cycles EEPROM data memory
- EEPROM Data Retention > 40 years

### Peripheral Features:

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
  - 25 mA sink max. per pin
  - 20 mA source max. per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prescaler

### Pin Diagrams



### Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™) - via two pins (ROM devices support only Data EEPROM programming)
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Code-protection
- Power saving SLEEP mode
- Selectable oscillator options

### CMOS Flash/EEPROM Technology:

- Low-power, high-speed technology
- Fully static design
- Wide operating voltage range:
  - Commercial: 2.0V to 6.0V
  - Industrial: 2.0V to 6.0V
- Low power consumption:
  - < 2 mA typical @ 5V, 4 MHz
  - 15 µA typical @ 2V, 32 kHz
  - < 1 µA typical standby current @ 2V



## 1.0 GENERAL DESCRIPTION

The PIC16F8X is a group in the PIC16CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers. This group contains the following devices:

- PIC16F83
- PIC16F84
- PIC16CR83
- PIC16CR84

All PICmicro™ microcontrollers employ an advanced RISC architecture. PIC16F8X devices have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with a separate 8-bit wide data bus. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set is used to achieve a very high performance level.

PIC16F8X microcontrollers typically achieve a 2:1 code compression and up to a 4:1 speed improvement (at 20 MHz) over other 8-bit microcontrollers in their class.

The PIC16F8X has up to 68 bytes of RAM, 64 bytes of Data EEPROM memory, and 13 I/O pins. A timer/counter is also available.

The PIC16CXX family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power saving. The user can wake the chip from sleep through several external and internal interrupts and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

The devices with Flash program memory allow the same device package to be used for prototyping and production. In-circuit reprogrammability allows the code to be updated without the device being removed from the end application. This is useful in the development of many applications where the device may not be easily accessible, but the prototypes may require code updates. This is also useful for remote applications where the code may need to be updated (such as rate information).

Table 1-1 lists the features of the PIC16F8X. A simplified block diagram of the PIC16F8X is shown in Figure 3-1.

The PIC16F8X fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote sensors, electronic locks, security devices and smart cards. The Flash/EEPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, security codes, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high performance, ease-of-use and I/O flexibility make the PIC16F8X very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions; serial communication; capture, compare and PWM functions; and co-processor applications).

The serial in-system programming feature (via two pins) offers flexibility of customizing the product after complete assembly and testing. This feature can be used to serialize a product, store calibration data, or program the device with the current firmware before shipping.

### 1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X devices can be easily ported to PIC16F8X devices (Appendix B).

### 1.2 Development Support

The PIC16CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

TABLE 1-1 PIC16F8X FAMILY OF DEVICES

		PIC16F83	PIC16CR83	PIC16F84	PIC16CR84
Clock	Maximum Frequency of Operation (MHz)	10	10	10	10
	Flash Program Memory	512	—	1K	—
	EEPROM Program Memory	—	—	—	—
Memory	ROM Program Memory	—	512	—	1K
	Data Memory (bytes)	36	36	68	68
	Data EEPROM (bytes)	64	64	64	64
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
Peripherals	Interrupt Sources	4	4	4	4
	I/O Pins	13	13	13	13
	Voltage Range (Volts)	2.0-6.0	2.0-6.0	2.0-6.0	2.0-6.0
Features	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC

All PICmicro™ Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16F8X Family devices use serial programming with clock pin RB6 and data pin RB7.

FIGURE 3-1: PIC16F8X BLOCK DIAGRAM






TABLE 3-1 PIC16F8X PINOUT DESCRIPTION

Pin Name	DIP No.	SOIC No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
RA0	17	17	I/O	TTL	PORTA is a bi-directional I/O port.  Can also be selected to be the clock input to the TMR0 timer/counter. Output is open drain type.
RA1	18	18	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	
RB5	11	11	I/O	TTL	
RB6	12	12	I/O	TTL/ST <sup>(2)</sup>	
RB7	13	13	I/O	TTL/ST <sup>(2)</sup>	
VSS	5	5	P	—	Ground reference for logic and I/O pins.
VDD	14	14	P	—	Positive supply for logic and I/O pins.

Legend: I= input    O = output    I/O = Input/Output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 2: This buffer is a Schmitt Trigger input when used in serial programming mode.  
 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

## 11.0 ELECTRICAL CHARACTERISTICS FOR PIC16F83 AND PIC16F84

### Absolute Maximum Ratings †

Ambient temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on VDD with respect to VSS	-0.3 to +7.5V
Voltage on $\overline{\text{MCLR}}$ with respect to VSS <sup>(2)</sup>	-0.3 to +14V
Voltage on any pin with respect to VSS (except VDD and $\overline{\text{MCLR}}$ )	-0.6V to (VDD + 0.6V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of VSS pin	150 mA
Maximum current into VDD pin	100 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > VDD)	± 20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

**Note 2:** Voltage spikes below VSS at the  $\overline{\text{MCLR}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the  $\overline{\text{MCLR}}$  pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**TABLE 11-1 CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)**

OSC	PIC16F84-04 PIC16F83-04	PIC16F84-10 PIC16F83-10	PIC16LF84-04 PIC16LF83-04
RC	VDD: 4.0V to 6.0V IDD: 4.5 mA max. at 5.5V IPD: 14 μA max. at 4V WDT dis Freq: 4.0 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 5.5V WDT dis Freq: 4.0 MHz max.	VDD: 2.0V to 6.0V IDD: 4.5 mA max. at 5.5V IPD: 7.0 μA max. at 2V WDT dis Freq: 2.0 MHz max.
XT	VDD: 4.0V to 6.0V IDD: 4.5 mA max. at 5.5V IPD: 14 μA max. at 4V WDT dis Freq: 4.0 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 5.5V WDT dis Freq: 4.0 MHz max.	VDD: 2.0V to 6.0V IDD: 4.5 mA max. at 5.5V IPD: 7.0 μA max. at 2V WDT dis Freq: 2.0 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 4.5 mA typ. at 5.5V IPD: 1.0 μA typ. at 4.5V WDT dis Freq: 4.0 MHz max.	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V typ. IPD: 1.0 μA typ. at 4.5V WDT dis Freq: 10 MHz max.	Do not use in HS mode
LP	VDD: 4.0V to 6.0V IDD: 48 μA typ. at 32 kHz, 2.0V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 200 kHz max.	Do not use in LP mode	VDD: 2.0V to 6.0V IDD: 45 μA max. at 32 kHz, 2.0V IPD: 7 μA max. at 2.0V WDT dis Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

11.1 DC CHARACTERISTICS: PIC16F84, PIC16F83 (Commercial, Industrial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature 0°C ≤ TA ≤ +70°C (commercial) -40°C ≤ TA ≤ +85°C (industrial)					Conditions
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	
D001 D001A	VDD	Supply Voltage	4.0 4.5	— —	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002	VDR	RAM Data Retention Voltage <sup>(1)</sup>	1.5*	—	—	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	—	VSS	—	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See section on Power-on Reset for details
D010 D010A	IDD	Supply Current <sup>(2)</sup>	— —	1.8 7.3	4.5 10	mA mA	RC and XT osc configuration <sup>(4)</sup> Fosc = 4.0 MHz, VDD = 5.5V Fosc = 4.0 MHz, VDD = 5.5V (During Flash programming) HS osc configuration (PIC16F84-10) Fosc = 10 MHz, VDD = 5.5V
D013			—	5	10	mA	
D020 D021 D021A	IPD	Power-down Current <sup>(3)</sup>	— — —	7.0 1.0 1.0	28 14 16	μA μA μA	VDD = 4.0V, WDT enabled, industrial VDD = 4.0V, WDT disabled, commercial VDD = 4.0V, WDT disabled, industrial

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

**2:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail, all I/O pins tristated, pulled to VDD, T0CKI = VDD,

MCLR = VDD; WDT enabled/disabled as specified.

**3:** The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

**4:** For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_R = V_{DD}/2R_{ext}$  (mA) with Rext in kOhm.

**11.2 DC CHARACTERISTICS: PIC16LF84, PIC16LF83 (Commercial, Industrial)**

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature 0°C ≤ TA ≤ +70°C (commercial) -40°C ≤ TA ≤ +85°C (industrial)					
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D001	VDD	Supply Voltage	2.0	—	6.0	V	XT, RC, and LP osc configuration
D002	VDR	RAM Data Retention Voltage <sup>(1)</sup>	1.5*	—	—	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	—	VSS	—	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See section on Power-on Reset for details
D010 D010A D014	IDD	Supply Current <sup>(2)</sup>	—	1 7.3 15	4 10 45	mA mA μA	RC and XT osc configuration <sup>(4)</sup> Fosc = 2.0 MHz, VDD = 5.5V Fosc = 2.0 MHz, VDD = 5.5V (During Flash programming) LP osc configuration Fosc = 32 kHz, VDD = 2.0V, WDT disabled
D020 D021 D021A	IPD	Power-down Current <sup>(3)</sup>	—	3.0 0.4 0.4	16 7.0 9.0	μA μA μA	VDD = 2.0V, WDT enabled, industrial VDD = 2.0V, WDT disabled, commercial VDD = 2.0V, WDT disabled, industrial

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

**Note 2:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

**Note 3:** The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

**Note 4:** For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_R = V_{DD}/2R_{ext}$  (mA) with Rext in kOhm.



**11.3 DC CHARACTERISTICS: PIC16F84, PIC16F83 (Commercial, Industrial)  
PIC16LF84, PIC16LF83 (Commercial, Industrial)**

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial) Operating voltage $V_{DD}$ range as described in DC spec Section 11.1 and Section 11.2.					
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D030 D030A D031 D032 D033 D034	$V_{IL}$	<b>Input Low Voltage</b> I/O ports with TTL buffer with Schmitt Trigger buffer MCLR, RA4/T0CKI OSC1 (XT, HS and LP modes) <sup>(1)</sup> OSC1 (RC mode)	$V_{SS}$ $V_{SS}$ $V_{SS}$ $V_{SS}$ $V_{SS}$ $V_{SS}$	— — — — — —	0.8 0.16 $V_{DD}$ 0.2 $V_{DD}$ 0.2 $V_{DD}$ 0.3 $V_{DD}$ 0.1 $V_{DD}$	V V V V V V	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}^{(4)}$ entire range <sup>(4)</sup> entire range entire range entire range entire range
D040 D040A D041 D042 D043	$V_{IH}$	<b>Input High Voltage</b> I/O ports with TTL buffer with Schmitt Trigger buffer MCLR, RA4/T0CKI, OSC1 (RC mode) OSC1 (XT, HS and LP modes) <sup>(1)</sup>	2.4 0.48 $V_{DD}$ 0.45 $V_{DD}$ 0.85 0.7 $V_{DD}$	— — — — —	$V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD}$ $V_{DD}$	V V V V V	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}^{(4)}$ entire range <sup>(4)</sup> entire range entire range entire range
D050	$V_{HYS}$	Hysteresis of Schmitt Trigger inputs	TBD	—	—	V	
D070	$I_{PUB}$	PORTB weak pull-up current	50*	250*	400*	$\mu\text{A}$	$V_{DD} = 5.0\text{V}$ , $V_{PIN} = V_{SS}$
D060 D061 D063	$I_{IL}$	<b>Input Leakage Current</b> <sup>(2,3)</sup> I/O ports MCLR, RA4/T0CKI OSC1	— — —	— — —	$\pm 1$ $\pm 5$ $\pm 5$	$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$	$V_{SS} \leq V_{PIN} \leq V_{DD}$ , Pin at hi-impedance $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$ , XT, HS and LP osc configuration
D080 D083	$V_{OL}$	<b>Output Low Voltage</b> I/O ports OSC2/CLKOUT	— —	— —	0.6 0.6	V V	$I_{OL} = 8.5\text{ mA}$ , $V_{DD} = 4.5\text{V}$ $I_{OL} = 1.6\text{ mA}$ , $V_{DD} = 4.5\text{V}$
D090 D092	$V_{OH}$	<b>Output High Voltage</b> I/O ports <sup>(3)</sup> OSC2/CLKOUT	$V_{DD}-0.7$ $V_{DD}-0.7$	— —	— —	V V	$I_{OH} = -3.0\text{ mA}$ , $V_{DD} = 4.5\text{V}$ $I_{OH} = -1.3\text{ mA}$ , $V_{DD} = 4.5\text{V}$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1:** In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. Do not drive the PIC16F8X with an external clock while the device is in RC mode, or chip damage may result.
- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as coming out of the pin.
- 4:** The user may choose the better of the two specs.

**11.4 DC CHARACTERISTICS: PIC16F84, PIC16F83 (Commercial, Industrial)  
PIC16LF84, PIC16F83 (Commercial, Industrial)**

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ (industrial) Operating voltage $V_{DD}$ range as described in DC spec Section 11.1 and Section 11.2.					
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D100	Cosc2	Capacitive Loading Specs on Output Pins OSC2 pin	—	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	Cio	All I/O pins and OSC2 (RC mode)	—	—	50	pF	
D120	ED	Data EEPROM Memory Endurance	1M	10M	—	E/W	25°C at 5V V <sub>MIN</sub> = Minimum operating voltage
D121	VDRW	V <sub>DD</sub> for read/write	V <sub>MIN</sub>	—	6.0	V	
D122	TDEW	Erase/Write cycle time	—	10	20*	ms	
D130	EP	Program Flash Memory Endurance	100	1000	—	E/W	V <sub>MIN</sub> = Minimum operating voltage
D131	VFR	V <sub>DD</sub> for read	V <sub>MIN</sub>	—	6.0	V	
D132	VPEW	V <sub>DD</sub> for erase/write	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	—	10	—	ms	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## **BILIOGRAFIA**

FRIES, Bruce y FRIES, Marty. *Audio digital práctico*. Ed. Anaya Multimedia. 2005.

RUMSEY, Francis y McCORMICK, Tim. *Sonido y grabación. Introducción a las técnicas sonoras*. 2004.

WATKINSON, J. *El arte del audio digital*. IORTV, Madrid, 1993

WATKINSON, John. *Introducción al audio digital*. 2003.

POLLÁN, Tomás. *Electrónica Digital*. Publicaciones de la Universidad de Zaragoza, 2003.

<http://www.google.com.mx>

<http://pdf1.alldatasheet.com/datasheet-pdf>

[http://es.wikipedia.org/wiki/Procesamiento\\_digital\\_de\\_se%C3%B1ales](http://es.wikipedia.org/wiki/Procesamiento_digital_de_se%C3%B1ales)